Abstract: This paper proposes a new hardware architecture implementing a low cost, energy efficient electrocardiograph (ECG) QRS complex detector. The proposed architecture can be used as an accelerator in an ultralow power System on Chip (SoC) which is the most important part of ECG devices. The architecture implements the modified version of MaMeMi filter algorithm [1]. The architecture is validated using the MIT-BIH Arrhythmia databases. More than 98.8% of all QRS complexes were detected correctly by the architecture. The architecture is synthesized using 45nm CMOS technology and occupies the area of 0.23 mm2 and dissipates the total power of 1.26mW.
Introduction
According to World Health Organization, cardiovascular diseases are the major cause of death worldwide. Electrocardiogram (ECG) analysis is the useful, inexpensive, common screening tool for a variety of cardiac abnormalities. However, to perform ECG analysis, the patients need to visit a professional clinic to be monitored in a short period of time only. Patients can also carry Holter devices that collect ECG data in a long period of time (from 24 hours to 2 weeks). Holter devices collect ECG data during patient daily activities which helps cardiovascular physicians diagnose heart-related diseases better. However, Holter devices are not real-time monitor devices and are not able to warn the hospital/doctor/patient immediately when a critical heart abnormality occurs. Recently, thanks to technology advances, wearable, battery-operated devices are introduced to replace the traditional ECG monitors. These devices can be comfortably carried by the patients that automatically collect ECG data and monitor/detect heart abnormalities in real-time for a long period. Currently, researchers have been focusing on developing energy efficient ECG devices in both software and hardware levels. In proposed SoCs, the heart beat detector was usually implemented as a separate hardware accelerator in order to reduce chip power consumptions.
In this paper, we propose a new hardware architecture for the hardware QRS detector. The detector will be used in SoC ECG sensor node as an accelerator. The architecture implement a very simple QRS detection algorithm. The paper is organized as follows. In Section II, the QRS detection algorithm is briefly described. Section III proposes the hardware architecture implement the QRS detection algorithm. In Section IV, the experimental results are shown to demonstrate the efficiency of the proposed hardware. Section V concludes the paper.
QRS detection algorithm
QRS events are the most important part of ECG signal. By detecting QRS events, the other events as P and T wave can be detected. Also, heart beats are inferred by measure the period between R peaks in the detected QRSs. However, detection of QRSs is not simple as ECG signals are affected by different sources of noises, heart abnormal activities,… Researchers has been intensively investigating in QRS detection algorithms for past two decades. However, recently, lightweight algorithms attracted the interest of the 
Where x(t) is the ECG input signal, max * (t) and min * (t) are the delayed versions of the maximum and the minimum of x(t), respectively. In the equation, the algorithm parameters  and  determined the speed of the maximum and minimum to follow the input signal x(t).
From max * (t) and min * (t), the pseudo high frequency noise a(t) is deduced:
Then, the high frequency noise is subtracted from the signal:
The enhanced signal n(t) is then filtered using triangular detector to reduce the QRS pulse width. The triangular detector is based on Eq. 6, where  is the half of the distance between two QRS peaks which is chosen to be 15.
After that, heart beat is identified by using an adaptive threshold algorithm as shown in Figure 2 . In the algorithm, heart beats are defined as signal peaks which are greater than an adaptive threshold. The initial threshold is determined as the average of the 5 first peaks. As the real heart rate of people is in the range of 40 to 220 beats per minutes (bpm), the 5 first peaks should occur in maximum 7.5 seconds or 2700 samples with the sample rate of 360 samples per second (Sps). Hence, at the beginning, we determine 5 maximum samples among 2700 samples. The counter variable The adaptive threshold is the average value of those 5 maximum samples. After that period, the adaptive threshold is updated as the average value of the 5 last detected peaks.
In addition, we only consider the next peak 127 samples (i.e. 0.35s) after the currently detected peaks as the next heart beat cannot occurs during the current QRS complex. In the algorithm, we use a counter (variable Gap) to measure the period. 
Hardware Architecture
The SoC used as ECG sensor node is shown in Power manager. The power manager takes energy from outside sources such as solar cells, RF or thermal energy harvesters and provides power for other components. The analog front-end amplified and sampled biological signals such as ECG, SpO2, temperature. Last but most important, the MCU analyses the biological signals to provide us with useful information such as heart beats… The MCU consists of an ultra-low power processor, memory (such as ROM, RAM), programing/digital interface (such as JTAG, SPI, UART) and computational accelerators (such as bio-signal DSP, FIR, Heart rate detector, MAC). Computational accelerators release the central processor from computational tasks such that the processor can be in idle state most of the time, hence, consumes less energy. In this paper, we focus on designing the heart beat and QRS detection accelerator for the above mentioned SoC.
Figure 3: ECG SoC components
We design the accelerator using model-based methodology in Matlab/Simulink environment. The algorithm is implemented using sub-blocks provided by the HDL coder tool package. Then, HDL source codes are generated automatically by the tool. The Simulink model of the algorithm is described in detail in the following.
First, the MaMeMi filter being shown in Figure 5 is constructed from MaxCalulation, MinCalculation which are shown in Figure 5 . In Figure 5 , the register initial_cnt is used to initialize register max_reg which stores the max* value of x(t). At the reset, initial_cnt is 0 and max_reg is initialized by x(0). After reset, initial_cnt is always 1 and max_reg is selected from two value x(t)-delta and x(t)+delta*sigmadepending on the comparison between x(t) and max*. The min* of x(t) is calculated in the similar way.
Next, the high frequency pseudo noise is subtracted from the MaMeMi output as defined in Eq. 5. Note that, the high frequency noise is the maximum-minimum range as defined in Eq. 4.
Afterwards, we will shape QRS complexes to triangles so that the beat detectorcan handle effectively as shown in Figure 7 . 
Experimental Results
We use Matlab/Simulink to design and validate the hardware design. First, we simulate the proposed architecture with the MIT/BIH arrhythmia database [Error! Reference source not found.] to evaluate the architecture accuracy. We count the number of detected beats by the proposed architecture and compute the detection error rate (DER). The proposed architecture achieves a detection rate of 98.88% with the DER is 1.117%.
After having good accuracy performance architecture, the Simulink architecture is automatically converted into HDL code using HDL advisor tool. The HDL code is then validated using the HDL simulator Modelsim. Figure 8 illustrates the correct behavior of the HDL code by a simulation waveform.As shown in the figure, the output Detected Beat increases by one when a beat occurs at the input ECG_Signal.
Finally, HDL code is synthesized into ASIC 45nm technology. Table 1 presents high level resource usage of the proposed architecture. The architecture occupies an area of 0.23mm2 and consumes 1.26mW. 
Conclusion
We have proposed a new simple, hardware-efficient architecture to detect QRS complex from ECG. The proposed architecture could archive the performance accuracy of 98.88% occupies only an area of 0.23mm 2 in ASIC 45nm technology and consumes 1.26mW at the clock speed of 100MHz. The proposed architecture is therefore very suitable for the ultra-low power SoC being used in ECG nodes.
